

WARP: Hardware


Charles Camp


WARP Workshop
Indian Institute of Technology
November 30, 2007




WARP Hardware


- WARP Board-Level Components
 - FPGA Board
 - Radio Board
 - Clock Board
- WARP FPGA Device Architecture
- WARP Design Flows







- Processing & Storage
- External I/O
- User I/O
- Configuration
- Power



- Processing & Storage

- External I/O

- User I/O


- Configuration

- Power

Processing & Storage : XC2VP70 FPGA




- Extensive I/O & Logic Resources
- Embedded “Hard” Logic : CPUs, Multipliers, Memory
- Extremely Flexible
- Powerful and Easy-to-Use Development Tools

A photograph of a Virtex-2 Pro FPGA development board. The board is populated with various components, including a large Virtex-2 Pro chip in the center. Two SRAM ICs are highlighted with a red rectangular box in the lower-middle section of the board. The board has several connectors and components visible, including a USB connector on the right side and various pins and components on the top and bottom edges.

Processing & Storage : 4 MByte Onboard SRAM

- Augments FPGA's Internal RAM Resources
- Usable as Instruction and/or Data Memory
- Two ICs, Each 512K x 32




- Processing & Storage
- External I/O
- User I/O
- Configuration
- Power

A photograph of a Virtex-II Pro FPGA development board. The board is populated with various components, including a large central chip labeled 'VIRTEX-II PRO'. A small black integrated circuit, likely a serial-to-parallel converter, is highlighted with a red dashed border in the bottom right corner of the board. The board also features several connectors and components along the top and bottom edges.


External I/O : Serial Port

- Basic Input/Output To/From FPGA's Embedded Processors
- Very Useful in Debugging User Applications
- Data Rates Up To 1 Mbps



External I/O : Ethernet Port

- Supports 10 Mbps and 100 Mbps via RJ45
- Physical Layer Implemented via Onboard IC
- MAC Layer Implemented in FPGA




External I/O : Multi-gigabit Transceivers

- High Performance Serial Links (3.125 Gbps Full Duplex)
- Inter-Board Communication for Multi-FPGA Processing

External I/O : Daughtercard Connectors




- Provide Expanded Functionality via Custom Daughtercards
- Connect to FPGA Through General Purpose Digital I/Os
- Protocol Defined By Logic and Software Residing in FPGA
- Supports Radios, Video Cards, A/D & D/A Cards, Others




- Processing & Storage
- External I/O
- **User I/O**
- Configuration
- Power

User I/O : Switches, Buttons, LEDs


- Discrete and 7-Segment LEDs Provide Visible Status
- Buttons and Switches Provide Mechanism for User Input





User I/O : Generic 20-Pin Header

- Direct Connection to 16 FPGA Pins and 4 Ground Signals
- Allows FPGA Signals to be Driven Off-Board
- Enables Viewing of Critical Signals During Low-Level Debugging



- Processing & Storage
- External I/O
- User I/O
- Configuration
- Power

Configuration : Compact Flash Slot



- Configures FPGA From File(s) Stored on CF Card
- Multiple Programs Selectable via Switches on PCB
- Accessible by FPGA for Non-Volatile Storage

Configuration : JTAG Header

- Connects to Xilinx Parallel IV or Platform USB Configuration Cables
- Used to Configure FPGA From PC During Development




- Provides Interface for Debugging Tools (e.g. ChipScope)
- Supports Industry-Standard Boundary Scan Testing



Configuration : USB Connector

- Allows Direct Connection to PC via Standard USB Cable
- Emulates Functionality of Xilinx Platform USB Cable
- Eliminates the Need for Dedicated Configuration Cables



- Processing & Storage

- External I/O

- User I/O

- Configuration


- **Power**




Power : 12V DC Voltage Input

- User Supplies a Single External Voltage Supply
- All Other Required Voltages are Derived on PCB






Questions?




WARP Hardware


- WARP Board-Level Components
 - FPGA Board
 - Radio Board
 - Clock Board
- WARP FPGA Device Architecture
- WARP Design Flows








- FPGA-Radio Interface
- Single-Chip Radio IC
- Clock Inputs
- Other Functions




- **FPGA-Radio Interface**
- Single-Chip Radio IC
- Clock Inputs
- Other Functions



FPGA-Radio Interface : Transmit D/A Converters


- 16-Bit I & 16-Bit Q Baseband Data
- Dual Converters for Optimum Parametric Matching

FPGA-Radio Interface : Receive A/D Converters




- 14-Bit I & 14-Bit Q Baseband Data
- Dual Converters for Optimum Parametric Matching

FPGA-Radio Interface : RSSI A/D Converter



- 10-Bit Representation of Radio Chip's Rx Signal Strength
- Values Used for Packet Detection in Physical Layer




- FPGA-Radio Interface
- **Single-Chip Radio IC**
- Clock Inputs
- Other Functions

Single-Chip Radio IC : MAX2829




- Dual-Band Operation : 2.4 GHz and 5 GHz
- Direct Conversion Between RF and Baseband
- 40 MHz Bandwidth Independent of Carrier Frequency



- FPGA-Radio Interface
- Single-Chip Radio IC
- **Clock Inputs**
- Other Functions


Clock Inputs (Radio)

- Reference Input for RF Up/Down Conversion
 - Supplied Externally via MMCX Connector
- 
- May be Supplied Locally via Onboard Oscillator
 - Low-Frequency Signal is Up-Converted by Radio IC

Clock Inputs (Converters)


- Reference Input for Radio Board's Data Converters
- Supplied Externally via 4-Pin Header
- Specifies the Sample Rate for Baseband Data to and from the Radio Board.






- FPGA-Radio Interface
- Single-Chip Radio IC
- Clock Inputs
- **Other Functions**

Other Functions : RF Front-End




Other Functions : Power Regulators





All Hardware Designed at Rice University





Questions?




WARP Hardware

- WARP Board-Level Components
 - FPGA Board
 - Radio Board
 - Clock Board
- WARP FPGA Device Architecture
- WARP Design Flows







Radio Clock
Distribution




Radio Clock Distribution






Logic/Converter Clock Distribution

Logic/Converter Clock Distribution



Questions?




WARP Hardware

- WARP Board-Level Components
 - FPGA Board
 - Radio Board
 - Clock Board
- WARP FPGA Device Architecture
- WARP Design Flows

XC2VP70 Internal Resources




XC2VP70 Resources




- Embedded PowerPC processors
- 18-Bit by 18-Bit multipliers
- 18 Kbit block RAMs
- General purpose I/Os
- Multi-gigabit transceivers (MGTs)
- Reconfigurable user logic (Fabric)

Embedded PowerPCs




- PPCs connect to peripherals through the IBM Processor Local Bus (PLB)
- Alternative connections via the simpler On-Chip Peripheral Bus (OPB)
- PPCs execute user software for high-level control and data processing
- WARP tools simplify implementation of custom OPB-compliant peripheral cores

18-Bit x 18-Bit Multipliers




- Signed fixed-point inputs and outputs
- Fully synchronous operation with one result per clock cycle
- Tightly coupled with embedded block RAMs for very high throughput
- Operate independently and in parallel
- May be combined to support larger operands and results

18 Kbit Block RAMs




- Dual-ported for simultaneous reads and writes
- Simplifies construction of dual-port FIFOs
- Addressable via different aspect ratio on each port
- Coupled one-to-one with multipliers for extremely high throughput
- Operate independently and in parallel
- May be combined for increased capacity

Multi-Gbit Transceivers




- High-speed serial links : 622 Mbps up to 3.125 Gbps
- Implement Physical Media Attachment and Physical Coding sublayers
- Perform 8b/10b encoding and decoding
- Clock and data recovered from received data stream
- Usable in low latency mode when clocks are matched at Tx and Rx

User Logic (FPGA Fabric)




- Fine-grained array of reconfigurable logic based on 4-input LUTs
- Distributed throughout device
- Interspersed with discrete flip-flops for efficient implementation of registered logic
- Implements general purpose user functionality (e.g. WARP OFDM transceivers)
- Glues together and enhances dedicated cores within the FPGA

XC2VP70 Resources



- 2 PowerPC processors
- 328 multipliers
- 328 block RAMs
- 964 general purpose I/Os
- 16 MGTs (8 on WARP FPGA board)
- 66176 4-input LUTs
- 66176 flip-flops (plus I/O registers)

Questions?



WARP Hardware

- WARP Board-Level Components
 - FPGA Board
 - Radio Board
 - Clock Board
- WARP FPGA Device Architecture
- **WARP Design Flows**

Targeting WARP Hardware

(Partitioning Research Applications by Development Effort)

MAC/ROUTING LAYER RESEARCH APPS.

PHYSICAL LAYER RESEARCH APPS.

ARCHITECTURE LAYER RESEARCH APPS.

S/W DEVELOPMENT
SPACE

H/W DEVELOPMENT
SPACE



Targeting WARP Hardware


- What is Hardware Development?
 - Hand-Coding Custom Hardware IP (Verilog,VHDL)
 - Generating Custom Hardware IP (System Generator)
 - Interfacing with Existing Hardware IP
- What is Software Development?
 - Designing Custom Low-Level Driver Code
 - Designing Custom High-Level Application Code
 - Interfacing with Existing Software (Libraries, Drivers, Etc.)

Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)

FPGA (Xilinx XC2VP70)

EMBEDDED PROCESSOR
(PowerPC)




FPGA FABRIC
AND ARITHMETIC UNITS

Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)

FPGA (Xilinx XC2VP70)

EMBEDDED PROCESSOR
(PowerPC)




FPGA FABRIC
AND ARITHMETIC UNITS

CUSTOM
HARDWARE IP
(HAND-CODED)


Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)




Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)



Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)



Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)

FPGA (Xilinx XC2VP70)

CUSTOM
HIGH-LEVEL
APP. CODE

CUSTOM
LOW-LEVEL
DRIVER CODE

EMBEDDED PROCESSOR
(PowerPC)

STANDARD
BUSES
(PLB, OPB)

CUSTOM
HARDWARE IP
(GENERATED)

CUSTOM
HARDWARE IP
(HAND-CODED)

FPGA FABRIC
AND ARITHMETIC UNITS

EXISTING HARDWARE IP
(RADIO CONTROLLER, OFDM TX/RX, ETC.)

Targeting WARP Hardware

(Partitioning Development Tasks by FPGA Resources)

FPGA (Xilinx XC2VP70)

CUSTOM
HIGH-LEVEL
APP. CODE

CUSTOM
LOW-LEVEL
DRIVER CODE

EMBEDDED PROCESSOR
(PowerPC)

WARP/XILINX SUPPORT SOFTWARE
(LIBRARIES, DRIVERS, ETCETERA)


STANDARD
BUSES
(PLB, OPB)

CUSTOM
HARDWARE IP
(GENERATED)

CUSTOM
HARDWARE IP
(HAND-CODED)

FPGA FABRIC
AND ARITHMETIC UNITS

EXISTING HARDWARE IP
(RADIO CONTROLLER, OFDM TX/RX, ETC.)



Targeting WARP Hardware

(Partitioning Research Applications by Development Effort)

MAC/ROUTING LAYER RESEARCH APPS.

PHYSICAL LAYER RESEARCH APPS.

ARCHITECTURE LAYER RESEARCH APPS.

S/W DEVELOPMENT
SPACE

H/W DEVELOPMENT
SPACE



Targeting WARP Hardware

(MAC/Routing Layer Development)

FPGA (Xilinx XC2VP70)

CUSTOM
HIGH-LEVEL
APP. CODE

CUSTOM
LOW-LEVEL
DRIVER CODE

EMBEDDED PROCESSOR
(PowerPC)

WARP/XILINX SUPPORT SOFTWARE
(LIBRARIES, DRIVERS, ETCETERA)

STANDARD
BUSES
(PLB, OPB)

CUSTOM
HARDWARE IP
(GENERATED)

CUSTOM
HARDWARE IP
(HAND-CODED)

FPGA FABRIC
AND ARITHMETIC UNITS

EXISTING HARDWARE IP
(RADIO CONTROLLER, OFDM TX/RX, ETC.)

Targeting WARP Hardware

(Physical Layer Development)

FPGA (Xilinx XC2VP70)

CUSTOM
HIGH-LEVEL
APP. CODE

CUSTOM
LOW-LEVEL
DRIVER CODE

EMBEDDED PROCESSOR
(PowerPC)

WARP/XILINX SUPPORT SOFTWARE
(LIBRARIES, DRIVERS, ETCETERA)


STANDARD
BUSES
(PLB, OPB)

CUSTOM
HARDWARE IP
(GENERATED)

CUSTOM
HARDWARE IP
(HAND-CODED)

FPGA FABRIC
AND ARITHMETIC UNITS

EXISTING HARDWARE IP
(RADIO CONTROLLER, OFDM TX/RX, ETC.)



Targeting WARP Hardware

(Architecture Layer Development)

FPGA (Xilinx XC2VP70)

CUSTOM
HIGH-LEVEL
APP. CODE

CUSTOM
LOW-LEVEL
DRIVER CODE

EMBEDDED PROCESSOR
(PowerPC)

WARP/XILINX SUPPORT SOFTWARE
(LIBRARIES, DRIVERS, ETCETERA)

STANDARD
BUSES
(PLB, OPB)

CUSTOM
HARDWARE IP
(GENERATED)


CUSTOM
HARDWARE IP
(HAND-CODED)

FPGA FABRIC
AND ARITHMETIC UNITS

EXISTING HARDWARE IP
(RADIO CONTROLLER, OFDM TX/RX, ETC.)

Targeting WARP Hardware

(Introducing Development Tools)





Lab 1: EDK & Sysgen Intro

- Intro to Xilinx Platform Studio
 - Building a simple hardware platform
 - Interacting with the WARP hardware
- Intro to System Generator and sysgen2opb
 - Creating peripherals in Sysgen
 - Using Sysgen peripherals in XPS